Please use this identifier to cite or link to this item:
https://hdl.handle.net/11000/34684
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Carrasco, Jose A | - |
dc.contributor.author | Blanes, Jose M. | - |
dc.contributor.author | Garrigós, Ausias | - |
dc.contributor.author | Marroquí, David | - |
dc.contributor.author | Torres Vergara, Cristian | - |
dc.contributor.other | Departamentos de la UMH::Ciencia de Materiales, Óptica y Tecnología Electrónica | es_ES |
dc.date.accessioned | 2025-01-16T18:36:36Z | - |
dc.date.available | 2025-01-16T18:36:36Z | - |
dc.date.created | 2021 | - |
dc.identifier.citation | Energies | es_ES |
dc.identifier.issn | 1996-1073 | - |
dc.identifier.uri | https://hdl.handle.net/11000/34684 | - |
dc.description.abstract | This paper presents a new control strategy for reducing the switching losses produced by the use of high parasitic capacitance solar arrays in the sequential switching shunt regulator. Instead of dividing the solar array into equal sections, the proposed strategy is based on two different sections types, low-capacitance and high-capacitance ones. In order to reduce the switching losses and to maintain the original closed-loop response, a novel parallel power processing control strategy is implemented. With this new technique the low-capacitance sections are the only ones that switch at high frequency to regulate the bus while the high-capacitance sections are only connected or disconnected under high load power changes. In addition, the control closed loop delay associated to the time needed to charge the parasitic capacitance has been modelled and a controller modification is proposed to reduce AC performance degradation. | es_ES |
dc.format | application/pdf | es_ES |
dc.format.extent | 13 | es_ES |
dc.language.iso | eng | es_ES |
dc.publisher | MDPI | es_ES |
dc.relation.ispartofseries | 14 | es_ES |
dc.relation.ispartofseries | 2 | es_ES |
dc.rights | info:eu-repo/semantics/openAccess | es_ES |
dc.rights | Attribution-NonCommercial-NoDerivatives 4.0 Internacional | * |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/4.0/ | * |
dc.subject | solar array regulator | es_ES |
dc.subject | sequential switch shunt regulator | es_ES |
dc.subject | solar array parasitic capacitance | es_ES |
dc.subject.other | CDU::6 - Ciencias aplicadas::62 - Ingeniería. Tecnología | es_ES |
dc.title | Sequential Switching Shunt Regulator Parallel Power Processing Control for High Capacitance Solar Arrays | es_ES |
dc.type | info:eu-repo/semantics/article | es_ES |
dc.relation.publisherversion | https://doi.org/10.3390/en14020429 | es_ES |
View/Open:
4_Sequential Switching Shunt Regulator Parallel Power Processing Control.pdf
6,06 MB
Adobe PDF
Share: